Search Results: verilog

Found 3 Skills

systemverilog

SystemVerilog development guidelines for FPGA and ASIC design covering modular design, verification, and timing optimization.

🇺🇸|EnglishTranslated

Backend Developmentmohitmishra786/low-level-...

verilog-basics-for-lowlevel

Verilog basics skill for firmware and kernel engineers. Use when reading RTL to understand hardware behavior, reset/clock domains, bus protocols, or collaborating with hardware teams. Activates on queries about Verilog basics, RTL, hardware description, clock domain, reset synchronizer, or MMU in hardware.

🇺🇸|EnglishTranslated

Uncategorizedmindrally/skills

fpga

FPGA development guidelines covering Vivado, SystemVerilog, timing closure, AXI interfaces, and hardware optimization.

🇺🇸|EnglishTranslated